Joint Online Two Weeks Certificate Program RISC-V VLSI IMPLEMENTATION FLOW: RTL2GDS 27 March – 9 April, 2021		Jointly Organized by: IIT Guwahati
		NIT Patna
		MNIT Jaipur
Objective & Scone Loint Drin		PDPM IIITDM Jabalpur
Objective & Scope To enable theoretical and practical	Joint Principal Coordinators Dr. Bal Chand Nagar, NITP balchandnagar@nitp.ac.in M:9993102487 Dr. Meena Panchore, NITP meenap.ec@nitp.ac.in M:6265308787	
understanding of the most popular RISC-V processor implementation from front-end (RTL) to back-end (GDS).		
Speakers		
 Dr. Aditya Dalakoto, Continental Advanced LiDar Design Solutions Puneet Mittal, VLSI Expert Private Ltd 	Key Fe	atures
 Simulations and Characterization for Libraries Design Basics: Circuit, Architecture and System Level Constraints and Synthesis : Input Output Constraints, Complex SoC Constraints. Input Output Files : Lib Files, General files needed in complete flow. Layer and Power Planning Floorplanning Delay Calculations and System Implications Setup and Hold Discussion Placement Basics and Settings 	 Online / Live lectures sessions by subject experts. Comprehensive tutorials and practice notes. Online lab and training sessions. Follow up sessions and discussion forums on research problems and internships. 	
	Course F	See Details
	Industry Peop Others : 1000	udent/faculty): 500 INR ble : 1000 INR) INR cipants : 4000 INR
	Online pay	ment details
DRC LVS and ExtractionLow Power Flow Basics		e: Allahabad Bank
Link for registration:	Account Name: NIT Patna Account No.: 50380476798 IFSC Code: IDIB000B810	
https://forms.gle/LW8YESSR3D4Hf1sR9 Last Date for registration : 21.03.2021		
Supported by-	For more de	
Ministry of Electronics and Information	http://www	v.nitp.ac.in/ict/index.php

Technology, MeitY, Govt. of India.

http://www.nitp.ac.in/ict/index.php Email: <u>eictapatna@nitp.ac.in</u> Contact No.:9993102487, 6265308787